Josu
Jugo García
Universidad Politécnica de Madrid
Madrid, EspañaUniversidad Politécnica de Madrid-ko ikertzaileekin lankidetzan egindako argitalpenak (2)
2019
-
FPGA-based interlock system for the chopper of the Linear IFMIF prototype accelerator injector
Fusion Engineering and Design, Vol. 146, pp. 1708-1711
2015
-
RIO EPICS device support application case study on an ion source control system (ISHP)
Fusion Engineering and Design