Jesús
Lázaro Arrotegui
Universidad del País Vasco/Euskal Herriko Unibertsitatea
Lejona, EspañaPublicaciones en colaboración con investigadores/as de Universidad del País Vasco/Euskal Herriko Unibertsitatea (99)
2024
-
AXI Lite Redundant On-Chip Bus Interconnect for High Reliability Systems
IEEE Transactions on Reliability, Vol. 73, Núm. 1, pp. 602-607
-
Frente a la moda de la enseñanza en subgrupos pequeños, el potencial del aprendizaje individual
XVI Congreso de Tecnología, Aprendizaje y Enseñanza de la Electrónica (TAEE 2024). Libro de actas: XVI Conferência em Tecnologia, Aprendizagem e Ensino da Eletrónica (TAEE 2024). Livro de atas.XVI International Conference of Technology, Learning and Teaching of Electronics (TAEE 2024). Proceedings book
2023
-
Time-Sensitive Networking to meet Hard-real Time Boundaries on Edge Intelligence Applications
2023 38th Conference on Design of Circuits and Integrated Systems, DCIS 2023
2022
-
Design and development of an IoT device provided with a voice interface to improve treatment adherence in polymedicated patients
DCIS 2022 - Proceedings of the 37th Conference on Design of Circuits and Integrated Systems
-
Embedded firewall for on-chip bus transactions
Computers and Electrical Engineering, Vol. 98
-
Encryption AXI Transaction Core for Enhanced FPGA Security
Electronics (Switzerland), Vol. 11, Núm. 20
-
Specific Electronic Platform to Test the Influence of Hypervisors on the Performance of Embedded Systems
Technologies, Vol. 10, Núm. 3
-
Time Sensitive Networking Protocol Implementation for Linux End Equipment
Technologies, Vol. 10, Núm. 3
2021
-
A fixed-latency architecture to secure GOOSE and sampled value messages in substation systems
IEEE Access, Vol. 9, pp. 51646-51658
-
A survey on vulnerabilities and countermeasures in the communications of the smart grid
Electronics (Switzerland), Vol. 10, Núm. 16
-
Evaluating latency in multiprocessing embedded systems for the smart grid
Energies, Vol. 14, Núm. 11
-
Fast and efficient address search in System-on-a-Programmable-Chip using binary trees
Computers and Electrical Engineering, Vol. 96
2020
-
Analysing the interference of Xen hypervisor in the network speed
2020 35th Conference on Design of Circuits and Integrated Systems, DCIS 2020
-
Analysing the interference of Xen hypervisor in the network speed
2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS)
-
Electronic control board for student Rocket
2020 35th Conference on Design of Circuits and Integrated Systems, DCIS 2020
-
Secure Critical Traffic of the Electric Sector over Time-Sensitive Networking
2020 35th Conference on Design of Circuits and Integrated Systems, DCIS 2020
2019
-
Fast and efficient FPGA prototype system for embedded control algorithms in electric traction
2019 34th Conference on Design of Circuits and Integrated Systems, DCIS 2019
-
Smart Sensor: SoC Architecture for the Industrial Internet of Things
IEEE Internet of Things Journal, Vol. 6, Núm. 4, pp. 6567-6577
2018
-
CPPS Gateway - Implementation of Modbus and Profibus on a SoC programmable platform
IEEE Latin America Transactions, Vol. 16, Núm. 2, pp. 335-341
-
SEU emulation in industrial SoCs combining microprocessor and FPGA
Reliability Engineering and System Safety, Vol. 170, pp. 53-63