AXI Lite Redundant On-Chip Bus Interconnect for High Reliability Systems

1. Lazaro, J.
2. Astarloa, A.
3. Zuloaga, A.
4. Araujo, J.A.
5. Jimenez, J.

Export

Export

×

MLA

modern-language-association

APA

apa

Chicago

chicago-fullnote-bibliography

Harvard

harvard-cite-them-right

Vancouver

vancouver-author-date

---

RIS BibTex

Export

×

This document cannot be exported because it belongs to another portal.

Full text

lock_openFull text externo

DOI: 10.1109/TR.2023.3267436 GOOGLE SCHOLAR lock_openOpen access editor

Data source: Scopus